Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

ST5080A Scheda tecnica(PDF) 10 Page - STMicroelectronics

Il numero della parte ST5080A
Spiegazioni elettronici  PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST5080A Scheda tecnica(HTML) 10 Page - STMicroelectronics

Back Button ST5080A Datasheet HTML 6Page - STMicroelectronics ST5080A Datasheet HTML 7Page - STMicroelectronics ST5080A Datasheet HTML 8Page - STMicroelectronics ST5080A Datasheet HTML 9Page - STMicroelectronics ST5080A Datasheet HTML 10Page - STMicroelectronics ST5080A Datasheet HTML 11Page - STMicroelectronics ST5080A Datasheet HTML 12Page - STMicroelectronics ST5080A Datasheet HTML 13Page - STMicroelectronics ST5080A Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
the 2nd control byte, data is loaded into the ap-
propriate programmable register. CS- must return
high at the end of the 2nd byte.
To read-back status information from PIAFE, the
first byte of the appropriate instruction is strobed
in during the first CS- pulse, as defined in Table
1. CS- must be set low for a further 8 CCLK cy-
cles, during which data is shifted out of the CO
pin on the falling edges of CCLK.
When CS- is high, CO pin is in the high imped-
ance Tri-state, enabling CO pins of several de-
vices to be multiplexed together.
Thus, to summarise, 2 byte READ and WRITE in-
structions may use either two 8-bit wide CS-
pulses or a single 16 bit wide CS- pulse.
Control channel access to PCM interface:
It is possible to access the B channel previously
selected in Register CR1.
A byte written into Control Register CR3 will be
automatically transmitted from DX output in the
following frame in place of the transmit PCM data.
A byte written into Control Register CR2 will be
automatically sent through the receive path to the
Receive amplifiers.
In order to implement a continuous data flow from
the Control MICROWIRE interface to a B chan-
nel, it is necessary to send the control byte on
each PCM frame.
A current byte received on DR input can be read
in the register CR2. In order to implement a con-
tinuous data flow from a B channel to MI-
CROWIRE interface, it is necessary to read regis-
ter CR2 at each PCM frame.
GCI COMPATIBLE MODE
GCI interface is an European standardized inter-
face to connect ISDN dedicated components in
the different configurations of equipment as Ter-
minals, Network Terminations, PBX, etc...
In a Terminal equipment, this interface called
SCIT for Special Circuit Interface for Terminals al-
lows for example connection between:
- ST5421 (SID-GCI) and ST5451 (HDLC/GCI
controller) used for 16 kbit/s D channel packet
frames processing and SID control,
- Peripheral devices connected to a 64 kbit/s B
channel and ST5451 used for GCI peripheral
control.
ST5080A may be assigned to one of the B chan-
nels present on the GCI interface and is moni-
tored via a control channel which is multiplexed
with the 64 kbit/s Voice Data channels.
Figure 2 shows the frame structure at the GCI in-
terface. Two 256 kbit/s channel are supported.
a)GCI channel 0: It is structured in four sub-
channels:
– B1 channel 8 bits per frame
– B2 channel 8 bits per frame
– M channel 8 bits per frame ignored by PIAFE
– SC channel 8 bits per frame ignored by
PIAFE
Only B1 or B2 channel can be selected in
PIAFE for PCM data transfer.
b)GCI channel 1: It is structured also in four
subchannels:
– B1* channel 8 bits per frame
– B2* channel 8 bits per frame
– M* channel 8 bits per frame
– SC* which is structured as follows:
6 bits ignored by PIAFE
A* bit associated with M* channel
E* bit associated with M* channel.
B1* or B2* channel can be selected in PIAFE
for PCM data transfer.
M* channel and two associated bits E* and A*
are used for PIAFE control.
Thus, to summarize, B1, B2, B1* or B2* channel
can be selected to transmit PCM data and M*
channel is used to read/write status/command pe-
ripheral device registers. Protocol for byte ex-
change on the M* channel uses E* and A* bits.
Physical Interface
The interface is physically constitued with 4 wires:
Input Data wire:
DR
Output Data wire:
DX
Bit Clock:
MCLK
Frame Synchronization:
FS
Data is synchronized by MCLK and FS clock in-
puts.
FS insures reinitialization of time slot counter at
each frame beginning. The rising edge or FS is
the reference time for the first GCI channel bit.
Data is transmitted in both directions at half the
MCLK input frequency. Data is transmitted on the
the rising edge of MCLK and is sampled one pe-
riod after the transmit rising edge, also on a rising
edge.
Note: Transmit data may be sampled by far-end
device ie SID ST5421 on the falling edge 1.5 pe-
riod after the transmit rising edge.
Unused channel are high impedance. Data out-
puts are OPEN-DRAIN and need an external pull
up resistor.
COMBO activation/deactivation
ST5080A is automatically set in power down
mode when GCI clocks are idle. GCI section is re-
activated when GCI clocks are detected. PIAFE is
completly reactivated after receiving of a power
up command.
Exchange protocol on M* channel
ST5080A
10/32


Codice articolo simile - ST5080A

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
ST5088 STMICROELECTRONICS-ST5088 Datasheet
275Kb / 33P
   PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
ST5088D STMICROELECTRONICS-ST5088D Datasheet
275Kb / 33P
   PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
ST5088FN STMICROELECTRONICS-ST5088FN Datasheet
275Kb / 33P
   PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
More results

Descrizione simile - ST5080A

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
STMicroelectronics
ST5088 STMICROELECTRONICS-ST5088 Datasheet
275Kb / 33P
   PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
logo
List of Unclassifed Man...
YTD427 ETC-YTD427 Datasheet
172Kb / 23P
   ISDN DSU Analog Front End
logo
ams AG
AS3510 AMSCO-AS3510 Datasheet
60Kb / 2P
   Analog Audio Front-End
AS1488 AMSCO-AS1488 Datasheet
875Kb / 20P
   Analog Audio Front End
AS3510 AMSCO-AS3510_04 Datasheet
875Kb / 20P
   ANALOG AUDIO FRONT-END
logo
Infineon Technologies A...
PEF24901 INFINEON-PEF24901 Datasheet
1Mb / 111P
   Quad ISDN 4B3T Echocanceller Digital Front End
DS1, Sep. 2002
PEF24911 INFINEON-PEF24911 Datasheet
2Mb / 155P
   Quad ISDN 2B1Q Echocanceller Digital Front End
DS 3, July 2001
logo
NXP Semiconductors
UCB1100 PHILIPS-UCB1100 Datasheet
290Kb / 36P
   Advanced modem/audio analog front-end
1998 May 08
UCB1300 PHILIPS-UCB1300 Datasheet
1,022Kb / 56P
   Advanced modem/audio analog front-end
1999 Jul 20
UCB1200 PHILIPS-UCB1200 Datasheet
1Mb / 54P
   Advanced modem/audio analog front-end
1998 Jul 22
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com