Motore di ricerca datesheet componenti elettronici |
|
74AC11162 Scheda tecnica(PDF) 1 Page - Texas Instruments |
|
74AC11162 Scheda tecnica(HTML) 1 Page - Texas Instruments |
1 / 10 page 74AC11162 SYNCHRONOUS 4-BIT DECADE COUNTER SCAS381 – D3199, AUGUST 1988 – REVISED APRIL 1993 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 Copyright © 1993, Texas Instruments Incorporated 1 • Internal Look-Ahead Circuitry for Fast Counting • Carry Output for N-Bit Cascading • Fully Synchronous Operation for Counting • Synchronously Programmable • Flow-Through Architecture Optimizes PCB Layout • Center-Pin V CC and GND Configurations Minimize High-Speed Switching Noise • EPIC ™ (Enhanced-Performance Implanted CMOS) 1- µm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description This synchronous, presettable 4-bit decade counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock-input waveform. These counters are fully programmable in that they may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. If one of these decade counters is preset to a number between 10 and 15 or assumes such an invalid state when power is applied, it progresses to the normal sequence within two counts as shown in the state diagram. The clear function for the 74AC11162 is synchronous, and a low level at the clear (CLR) input drives all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels on the count-enable (ENP and ENT) inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL on the Q outputs). PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 RCO QA QB GND GND GND GND QC QD LOAD CLR CLK A B VCC VCC C D ENP ENT DW OR N PACKAGE (TOP VIEW) EPIC is a trademark of Texas Instruments Incorporated. |
Codice articolo simile - 74AC11162 |
|
Descrizione simile - 74AC11162 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |