Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74SSTU32866ZKER Scheda tecnica(PDF) 1 Page - Texas Instruments

Il numero della parte SN74SSTU32866ZKER
Spiegazioni elettronici  25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SN74SSTU32866ZKER Scheda tecnica(HTML) 1 Page - Texas Instruments

  SN74SSTU32866ZKER Datasheet HTML 1Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 2Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 3Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 4Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 5Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 6Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 7Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 8Page - Texas Instruments SN74SSTU32866ZKER Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 37 page
background image
SN74SSTU32866
25BIT CONFIGURABLE REGISTERED BUFFER
WITH ADDRESSPARITY TEST
SCES564 − APRIL 2004
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Member of the Texas Instruments
Widebus+
 Family
D Pinout Optimizes DDR2 DIMM PCB Layout
D Configurable as 25-Bit 1:1 or 14-Bit 1:2
Registered Buffer
D Chip-Select Inputs Gate the Data Outputs
from Changing State and Minimizes System
Power Consumption
D Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line
D Supports SSTL_18 Data Inputs
D Differential Clock (CLK and CLK) Inputs
D Supports LVCMOS Switching Levels on the
Control and RESET Inputs
D Checks Parity on DIMM-Independent Data
Inputs
D Able to Cascade with a Second
SN74SSTU32866
D RESET Input Disables Differential Input
Receivers, Resets All Registers, and
Forces All Outputs Low, Except QERR
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
description/ordering information
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. In the
1:1 pinout configuration, only one device per DIMM is required to drive nine SDRAM loads. In the 1:2 pinout
configuration, two devices per DIMM are required to drive 18 SDRAM loads.
All inputs are SSTL_18, except the reset (RESET) and control (Cn) inputs, which are LVCMOS. All outputs are
edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_18 specifications, except the
open-drain error (QERR) output.
The SN74SSTU32866 operates from a differential clock (CLK and CLK). Data are registered at the crossing
of CLK going high and CLK going low.
The SN74SSTU32866 accepts a parity bit from the memory controller on the parity bit (PAR_IN) input,
compares it with the data received on the DIMM-independent D-inputs (D2−D3, D5−D6, D8−D25 when
C0 = 0 and C1 = 0; D2−D3, D5−D6, D8−D14 when C0 = 0 and C1=1; or D1−D6, D8−D13 when C0 = 1 and
C1=1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The
convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent
data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be
tied to a known logic state.
When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the
PAR_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the
data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.
ORDERING INFORMATION
TA
PACKAGE†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
0
°C to 70°C
LFBGA − GKE
Tape and reel
SN74SSTU32866GKER
SU866
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Widebus+ is a trademark of Texas Instruments.
Copyright
 2004, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


Codice articolo simile - SN74SSTU32866ZKER

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTU32866A TI1-SN74SSTU32866A Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866AZKER TI1-SN74SSTU32866AZKER Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results

Descrizione simile - SN74SSTU32866ZKER

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTUB32866 TI-SN74SSTUB32866 Datasheet
1Mb / 33P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_09 Datasheet
1Mb / 38P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI-SN74SSTUB32866_V01 Datasheet
2Mb / 42P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTU32866A TI1-SN74SSTU32866A Datasheet
654Kb / 35P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32866A TI-74SSTUB32866A Datasheet
1Mb / 37P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTUB32866 TI1-SN74SSTUB32866_17 Datasheet
1Mb / 39P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
SN74SSTEB32866 TI1-SN74SSTEB32866 Datasheet
1Mb / 37P
[Old version datasheet]   1.5V/1.8V 25-BIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESS-PARITY TEST
logo
Integrated Device Techn...
IDT74SSTUA32866 IDT-IDT74SSTUA32866 Datasheet
258Kb / 19P
   1.8V CONFIGURABLE BUFFER WITH ADDRESS-PARITY TEST
logo
Texas Instruments
74SSTUB32868A TI1-74SSTUB32868A Datasheet
770Kb / 25P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
74SSTUB32868 TI1-74SSTUB32868_15 Datasheet
981Kb / 26P
[Old version datasheet]   28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com