Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

MC145480VF Scheda tecnica(PDF) 7 Page - Motorola, Inc

Il numero della parte MC145480VF
Spiegazioni elettronici  5V PCM CODEC-FILTER
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC145480VF Scheda tecnica(HTML) 7 Page - Motorola, Inc

Back Button MC145480VF Datasheet HTML 3Page - Motorola, Inc MC145480VF Datasheet HTML 4Page - Motorola, Inc MC145480VF Datasheet HTML 5Page - Motorola, Inc MC145480VF Datasheet HTML 6Page - Motorola, Inc MC145480VF Datasheet HTML 7Page - Motorola, Inc MC145480VF Datasheet HTML 8Page - Motorola, Inc MC145480VF Datasheet HTML 9Page - Motorola, Inc MC145480VF Datasheet HTML 10Page - Motorola, Inc MC145480VF Datasheet HTML 11Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
MC145480
MOTOROLA
7
Long Frame Sync
Long Frame Sync is the industry name for one type of
clocking format that controls the transfer of the PCM data
words. (Refer to Figure NO TAGa.) The ‘‘Frame Sync’’ or
‘‘Enable’’ is used for two specific synchronizing functions.
The first is to synchronize the PCM data word transfer, and
the second is to control the internal analog–to–digital and
digital–to–analog conversions. The term ‘‘Sync’’ refers to the
function of synchronizing the PCM data word onto or off of
the multiplexed serial PCM data bus, which is also known as
a PCM highway. The term ‘‘Long’’ comes from the duration of
the frame sync measured in PCM data clock cycles. Long
Frame Sync timing occurs when the frame sync is used di-
rectly as the PCM data output driver enable. This results in
the PCM output going low impedance with the rising edge of
the transmit frame sync, and remaining low impedance for
the duration of the transmit frame sync.
The implementation of Long Frame Sync has maintained
compatibility and been optimized for external clocking sim-
plicity. This optimization includes the PCM data output going
low impedance with the logical AND of the transmit frame
sync (FST) with the transmit data bit clock (BCLKT). The op-
timization also includes the PCM data output (DT) remaining
low impedance until the middle of the LSB (seven and a half
PCM data clock cycles) or until the FST pin is taken low,
whichever occurs last. This requires the frame sync to be
approximately rising edge aligned with the initiation of the
PCM data word transfer, but the frame sync does not have a
precise timing requirement for the end of the PCM data word
transfer. The device recognizes Long Frame Sync clocking
when the frame sync is held high for two consecutive falling
edges of the transmit data clock. The transmit logic decides
on each frame sync whether it should interpret the next
frame sync pulse as a Long or a Short Frame Sync. This de-
cision is used for receive circuitry also. The device is de-
signed to prevent PCM bus contention by not allowing the
PCM data output to go low impedance for at least two frame
sync cycles after power is applied or when coming out of the
powered down mode.
The receive side of the device is designed to accept the
same frame sync and data clock as the transmit side and to
be able to latch its own transmit PCM data word. Thus the
PCM digital switch needs to be able to generate only one
type of frame sync for use by both transmit and receive sec-
tions of the device.
The logical AND of the receive frame sync with the receive
data clock tells the device to start latching the 8–bit serial
word into the receive data input on the falling edges of the
receive data clock. The internal receive logic counts the re-
ceive data clock cycles and transfers the PCM data word to
the digital–to–analog converter sequencer on the ninth data
clock rising edge.
This device is compatible with four digital interface modes.
To ensure that this device does not reprogram itself for a dif-
ferent timing mode, the BCLKR pin must change logic state
no less than every 125
µs. The minimum PCM data bit clock
frequency of 64 kHz satisfies this requirement.
Short Frame Sync
Short Frame Sync is the industry name for the type of
clocking format that controls the transfer of the PCM data
words (refer to Figure NO TAGb). The ‘‘Frame Sync’’ or ‘‘En-
able’’ is used for two specific synchronizing functions. The
first is to synchronize the PCM data word transfer, and the
second is to control the internal analog–to–digital and digital–
to–analog conversions. The term ‘‘Sync’’ refers to the func-
tion of synchronizing the PCM data word onto or off of the
multiplexed serial PCM data bus, which is also known as a
PCM highway. The term ‘‘Short’’ comes from the duration of
the frame sync measured in PCM data clock cycles. Short
Frame Sync timing occurs when the frame sync is used as a
‘‘pre–synchronization’’ pulse that is used to tell the internal
logic to clock out the PCM data word under complete control
of the data clock. The Short Frame Sync is held high for one
falling data clock edge. The device outputs the PCM data
word beginning with the following rising edge of the data
clock. This results in the PCM output going low impedance
with the rising edge of the transmit data clock, and remaining
low impedance until the middle of the LSB (seven and a half
PCM data clock cycles).
The device recognizes Short Frame Sync clocking when
the frame sync is held high for one and only one falling edge
of the transmit data clock. The transmit logic decides on each
frame sync whether it should interpret the next frame sync
pulse as a Long or a Short Frame Sync. This decision is used
for receive circuitry also. The device is designed to prevent
PCM bus contention by not allowing the PCM data output to
go low impedance for at least two frame sync cycles after
power is applied or when coming out of the powered down
mode.
The receive side of the device is designed to accept the
same frame sync and data clock as the transmit side and to
be able to latch its own transmit PCM data word. Thus the
PCM digital switch needs to be able to generate only one
type of frame sync for use by both transmit and receive sec-
tions of the device.
The falling edge of the receive data clock latching a high
logic level at the receive frame sync input tells the device to
start latching the 8–bit serial word into the receive data input
on the following eight falling edges of the receive data clock.
The internal receive logic counts the receive data clock
cycles and transfers the PCM data word to the digital–to–
analog converter sequencer on the rising data clock edge af-
ter the LSB has been latched into the device.
This device is compatible with four digital interface modes.
To ensure that this device does not reprogram itself for a dif-
ferent timing mode, the BCLKR pin must change logic state
no less than every 125
µs. The minimum PCM data bit clock
frequency of 64 kHz satisfies this requirement.
Interchip Digital Link (IDL)
The Interchip Digital Link (IDL) Interface is one of two
standard synchronous 2B+D ISDN timing interface modes
with which this device is compatible. In the IDL mode, the de-
vice can communicate in either of the two 64 kbps B chan-
nels (refer to Figure NO TAGc for sample timing). The IDL
mode is selected when the BCLKR pin is held high for two or
more FST (IDL SYNC) rising edges. The digital pins that con-
trol the transmit and receive PCM word transfers are repro-
grammed to accommodate this mode. The pins affected are
FST, FSR, BCLKT, DT, and DR. The IDL Interface consists of
four pins: IDL SYNC (FST), IDL CLK (BCLKT), IDL TX (DT),
and IDL RX (DR). The IDL interface mode provides access to
both the transmit and receive PCM data words with common
control clocks of IDL Sync and IDL Clock. In this mode, the


Codice articolo simile - MC145480VF

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Motorola, Inc
MC145481 MOTOROLA-MC145481 Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
MC145481DW MOTOROLA-MC145481DW Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
MC145481SD MOTOROLA-MC145481SD Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
MC145482 MOTOROLA-MC145482 Datasheet
221Kb / 19P
   5V 13-BIT LINEAR PCM CODEC-FILTER
MC145482DW MOTOROLA-MC145482DW Datasheet
221Kb / 19P
   5V 13-BIT LINEAR PCM CODEC-FILTER
More results

Descrizione simile - MC145480VF

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Motorola, Inc
MC145484 MOTOROLA-MC145484 Datasheet
293Kb / 26P
   5V PCM CODEC-FILTER
logo
NXP Semiconductors
MC145484 NXP-MC145484 Datasheet
607Kb / 28P
   5V PCM Codec-Filter
REV 2 3/98
logo
Motorola, Inc
MC145482 MOTOROLA-MC145482 Datasheet
221Kb / 19P
   5V 13-BIT LINEAR PCM CODEC-FILTER
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
logo
National Semiconductor ...
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
Motorola, Inc
MC145481 MOTOROLA-MC145481 Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com