Motore di ricerca datesheet componenti elettronici |
|
MC100ES6226D Scheda tecnica(PDF) 1 Page - Motorola, Inc |
|
MC100ES6226D Scheda tecnica(HTML) 1 Page - Motorola, Inc |
1 / 12 page MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order Number: MC100ES6226/D Rev 1, 12/2001 1 © Motorola, Inc. 2001 2.5/3.3V Differential LVPECL 1:9 ClockDistribution Buffer and ClockDivider The Motorola MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock distribution systems, the MC100ES6226 supports various applications that require a large number of outputs to drive precisely aligned clock signals. Using SiGe technology and a fully differential architecture, the device offers superior digitial signal characteristics and very low clock skew error. Target applications for this clock driver are high performance c loc k dis tribution sy s tems for computing, network ing and telecommunication systems. Features: • Fully differential architecture from input to all outputs • SiGe technology supports near-zero output skew • Selectable 1:1 or 1:2 frequency outputs • LVPECL compatible differential clock inputs and outputs • LVCMOS compatible control inputs • Single 3.3V or 2.5V supply • Max. 35 ps maximum output skew (within output bank) • Max. 50 ps maximum device skew • Supports DC operation and up to 3 GHz (typ.) clock signals • Synchronous output enable eliminating output runt pulse generation and metastability • Standard 32 lead LQFP package • Industrial temperature range Functional Description MC100ES6226 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0 GHz. Typical applications for the MC100ES6226 are primary clock distribution systems on backplanes of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems. The MC100ES6226 can be operated from a 3.3V or 2.5V positive supply without the requirement of a negative supply line. Each of the output banks of three differential clock output pairs may be independently configured to distribute the input frequency or half of the input frequency. The FSEL0 and FSEL1 clock frequency selects are asychronous control inputs. Any changes of the control inputs require a MR pulse for resynchronization of the ÷2 outputs. FA SUFFIX 32–LEAD LQFP PACKAGE CASE 873A MC100ES6226 2.5V/3.3V DIFFERENTIAL LVPECL 1:9 CLOCK DISTRIBUTION BUFFER AND CLOCK DIVIDER Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
Codice articolo simile - MC100ES6226D |
|
Descrizione simile - MC100ES6226D |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |