Motore di ricerca datesheet componenti elettronici |
|
GD5F2GQ4RF9FG Scheda tecnica(PDF) 31 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
GD5F2GQ4RF9FG Scheda tecnica(HTML) 31 Page - GigaDevice Semiconductor (Beijing) Inc. |
31 / 46 page SPI(x1/x2/x4) NAND Flash 2G 31 14.2 Block Protection The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE operations. After power-up, the device is in the “locked” state, i.e., feature bits BP0, BP1and BP2are set to 1, INV, CMP and BRWD are set to 0. To unlock all the blocks, or a range of blocks, the SET FEATURES command must be issued to alter the state of protection feature bits. When BRWD is set and WP# is LOW, none of the writable protection feature bits can be set. Also, when a PROGRAM/ERASE command is issued to a locked block, status bit OIP remains 0.When an ERASE command is issued to a locked block, the erase failure, 04H, is returned. When a PROGRAM command is issued to a locked block, program failure,08h is returned. Table14-1. Block Lock Register Block Protect Bits CMP INV BP2 BP1 BP0 Protect Row Address Protect Rows 2G x x 0 0 0 NONE None —all unlocked 0 0 0 0 1 1F800h ~ 1FFFFh Upper 1/64 locked 0 0 0 1 0 1F000h ~ 1FFFFh Upper 1/32 locked 0 0 0 1 1 1E000h ~ 1FFFFh Upper 1/16 locked 0 0 1 0 0 1C000h ~ 1FFFFh Upper 1/8 locked 0 0 1 0 1 18000h ~ 1FFFFh Upper 1/4 locked 0 0 1 1 0 10000h ~ 1FFFFh Upper 1/2 locked x x 1 1 1 0000h ~ 1FFFFh All locked (default) 0 1 0 0 1 0000h ~7FFh Lower 1/64 locked 0 1 0 1 0 0000h ~FFFh Lower 1/32 locked 0 1 0 1 1 0000h ~ 1FFFh Lower 1/16 locked 0 1 1 0 0 0000h ~ 3FFFh Lower 1/8 locked 0 1 1 0 1 0000h ~ 7FFFh Lower 1/4 locked 0 1 1 1 0 0000h ~ FFFFh Lower 1/2 locked 1 0 0 0 1 0000h ~ 1F7FFh Lower 63/64 locked 1 0 0 1 0 0000h ~ 1EFFFh Lower31/32 locked 1 0 0 1 1 0000h ~ 1DFFFh Lower 15/16 locked 1 0 1 0 0 0000h ~ 1BFFFh Lower7/8 locked 1 0 1 0 1 0000h ~ 17FFFh Lower3/4 locked 1 0 1 1 0 0000h ~ 003Fh Block0 1 1 0 0 1 0800h ~ 1FFFFh Upper 63/64 locked 1 1 0 1 0 1000h ~ 1FFFFh Upper31/32 locked 1 1 0 1 1 2000h ~ 1FFFFh Upper 15/16 locked 1 1 1 0 0 4000h ~ 1FFFFh Upper7/8 locked 1 1 1 0 1 8000h ~ 1FFFFh Upper3/4 locked 1 1 1 1 0 0000h ~ 003Fh Block0 When WP# is not LOW, user can issue bellows commands to alter the protection states as want. • Issue SET FEATURES register write (1FH) • Issue the feature bit address (A0h) and the feature bits combination as the table |
Codice articolo simile - GD5F2GQ4RF9FG |
|
Descrizione simile - GD5F2GQ4RF9FG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEETIT.COM |
Lei ha avuto il aiuto da alldatasheet? [ DONATE ] |
Di alldatasheet | Richest di pubblicita | contatti | Privacy Policy | scambio Link | Ricerca produttore All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |