Motore di ricerca datesheet componenti elettronici
Selected language     Italian  ▼
il nome della parte
         Dettagli 


GD5F1GQ4REFIG Datasheet(Scheda tecnica) 4 Page - GigaDevice Semiconductor (Beijing) Inc.

Numero della parte GD5F1GQ4REFIG
Dettagli  SPI(x1/x2/x4) NAND Flash
Download  53 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Produttore  GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]
Homepage  http://www.gigadevice.com/
Logo 

 
 4 page
background image
SPI(x1/x2/x4) NAND Flash
1G
4
1
FEATURE
◆ 1Gb SLC NAND Flash
◆ Program/Erase/Read Speed
- Page Program time: 400us typical
◆ 2048-Byte+128-Byte Physical Page Size(2)
- Block Erase time: 3ms typical
- Internal ECC Off (ECC_EN=0):
- Page read time: 80us maximum(w/I ECC)
2048-Byte+128-Byte Full Access
- Internal ECC On (ECC_EN=1, default):
◆ Reliability
Program:
2048-Byte+64-Byte
- Endurance: 100K program/erase cycles
Read:
2048-Byte+128-Byte
- Data retention: 10 Years
◆ Standard, Dual, Quad SPI
◆ Low Power Consumption
- Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
- 40mA maximum active current
- Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
- 90uA(1) maximum standby current
- Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
◆ Enhanced access performance
◆ High Speed Clock Frequency
- 2kbyte cache for fast random read
- 120MHz for fast read with 30PF load
- Cache read and cache program
- Quad I/O Data transfer up to 480Mbits/s
◆ Advanced Feature for NAND
◆ Software/Hardware Write Protection
- Internal ECC option, per 528bytes
- Write protect all/portion of memory via software
- Internal data move by page with ECC
- Register protection with WP# Pin
- Top or Bottom, Block selection combination
◆ The first block(Block0) is guaranteed to be a valid block
at the time of shipment.
◆ Advanced security Features
- 8K-Byte OTP Region
◆ Single Power Supply Voltage
- Full voltage range for 1.8V: 1.7V ~ 2.0V
- Full voltage range for 3.3V: 2.7V ~ 3.6V
Note (1): When Temperature is 105
℃, the maximum standby current is 200uA
(2).
2048Byte+128Byte Page Size can accommodate more advanced ECC algorithm by user’s choice, even though
the internal 4-bit ECC algorithm only requires 64-Byte spare area.
Internal 4-bit ECC is set to on (ECC_EN=1) as shipment default, it can be disabled by setting ECC_EN=0.
- When Internal ECC is enabled, user can only program the first 64-Byte portion of the entire 128-Byte spare
area, and the rest 64-Byte spare area cannot be programed. User can still read the entire 128-Byte spare area.
- When Internal ECC is disabled, user can read and program the entire 128-Byte spare area.




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53 


Datasheet Download




URL link

Lei ha avuto il aiuto da alldatasheet?  [ DONATE ]  

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   Bookmark   |   scambio Link   |   Ricerca produttore
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl