Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

SN74SSTV16857DGGR Scheda tecnica(PDF) 4 Page - Texas Instruments

Il numero della parte SN74SSTV16857DGGR
Spiegazioni elettronici  14-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo TI - Texas Instruments

SN74SSTV16857DGGR Scheda tecnica(HTML) 4 Page - Texas Instruments

  SN74SSTV16857DGGR Datasheet HTML 1Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 2Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 3Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 4Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 5Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 6Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 7Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 8Page - Texas Instruments SN74SSTV16857DGGR Datasheet HTML 9Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 4 / 9 page
background image
SN74SSTV16857
14BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES344E – DECEMBER 2000 – REVISED NOVEMBER 2002
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)
VCC = 2.5 V
± 0.2 V†
UNIT
MIN
MAX
UNIT
fclock
Clock frequency
200
MHz
tw
Pulse duration
CLK, CLK high or low
2.5
ns
tact
Differential inputs active time (see Note 5)
22
ns
tinact
Differential inputs inactive time (see Note 6)
22
ns
t
Set p time
Fast slew rate (see Notes 7 and 9)
Dt bf
CLK
↑ CLK↓
0.75
ns
tsu
Setup time
Slow slew rate (see Notes 8 and 9)
Data before CLK
↑, CLK↓
0.9
ns
t
Hold time
Fast slew rate (see Notes 7 and 9)
D t
ft
CLK
↑ CLK↓
0.75
ns
th
Hold time
Slow slew rate (see Notes 8 and 9)
Data after CLK
↑, CLK↓
0.9
ns
† For this test condition, VDDQ always is equal to VCC.
NOTES:
5. Data inputs must be held low for a minimum time of tact min, after RESET is taken high.
6. Data and clock inputs must be held at valid levels (not floating) for a minimum time of tinact min, after RESET is taken low.
7. Data signal input slew rate
≥1 V/ns
8. Data signal input slew rate
≥0.5 V/ns and <1 V/ns
9. CLK, CLK input slew rates are
≥1 V/ns.
switching characteristics over recommended operating free-air temperature range (unless
otherwise noted) (see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
VCC = 2.5 V
± 0.2 V†
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
MAX
UNIT
fmax
200
MHz
tpd
CLK and CLK
Q
1.1
2.8
ns
tPHL
RESET
Q
5
ns
† For this test condition, VDDQ always is equal to VCC.


Codice articolo simile - SN74SSTV16857DGGR

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTV16857DGGR TI1-SN74SSTV16857DGGR Datasheet
902Kb / 12P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
More results

Descrizione simile - SN74SSTV16857DGGR

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Texas Instruments
SN74SSTVF16857 TI-SN74SSTVF16857 Datasheet
170Kb / 10P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16857 TI1-SN74SSTVF16857_09 Datasheet
347Kb / 12P
[Old version datasheet]   14 BIT REGISTERED BUFFER WITH SSTL 2 INPUT AND OUTPUTS
SN74SSTVF16859 TI1-SN74SSTVF16859_17 Datasheet
897Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI1-SN74SSTVF16859_16 Datasheet
683Kb / 16P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_16 Datasheet
663Kb / 15P
[Old version datasheet]   3-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI1-SN74SSTV16859_17 Datasheet
878Kb / 15P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTV16859 TI-SN74SSTV16859 Datasheet
166Kb / 10P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTVF16859 TI-SN74SSTVF16859 Datasheet
191Kb / 11P
[Old version datasheet]   13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
SN74SSTU32864C TI-SN74SSTU32864C Datasheet
304Kb / 18P
[Old version datasheet]   25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTV16857 TI1-SN74SSTV16857_13 Datasheet
902Kb / 12P
[Old version datasheet]   14-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com