Motore di ricerca datesheet componenti elettronici
  Italian  ▼
ALLDATASHEETIT.COM

X  

FIN24AMLX Scheda tecnica(PDF) 7 Page - Fairchild Semiconductor

Il numero della parte FIN24AMLX
Spiegazioni elettronici  Low Voltage 24-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Produttore elettronici  FAIRCHILD [Fairchild Semiconductor]
Homepage  http://www.fairchildsemi.com
Logo FAIRCHILD - Fairchild Semiconductor

FIN24AMLX Scheda tecnica(HTML) 7 Page - Fairchild Semiconductor

Back Button FIN24AMLX Datasheet HTML 3Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 4Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 5Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 6Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 7Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 8Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 9Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 10Page - Fairchild Semiconductor FIN24AMLX Datasheet HTML 11Page - Fairchild Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
Preliminary
7
www.fairchildsemi.com
Embedded Word Clock Operation
The FIN24A sends and receives serial data source syn-
chronously with a bit clock. The bit clock has been modified
to create a word boundary at the end of each data word.
The word boundary has been implemented by skipping a
low clock pulse. This appears in the serial clock stream as
3 consecutive bit times where signal CKSO remains HIGH.
In order to implement this sort of scheme two extra data
bits are required. During the word boundary phase the data
will toggle either HIGH-then-LOW or LOW-then-HIGH
dependent upon the last bit of the actual data word. Table 2
provides some examples showing the actual data word and
the data word with the word boundary bits added. Note that
a 24-bit word will be extended to 26-bits during serial trans-
mission. Bit 25 and Bit 26 are defined with-respect-to Bit
24. Bit 25 will always be the inverse of Bit 24, and Bit 26
will always be the same as Bit 24. This insures that a
“0”
o “1” and a “1” o “0” transition will always occur during
the embedded word phase where CKSO is HIGH.
The serializer generates the word boundary data bits and
the boundary clock condition and embeds them into the
serial data stream. The deserializer looks for the end of the
word boundary condition to capture and transfer the data to
the parallel port. The deserializer only uses the embedded
word boundary information to find and capture the data.
These boundary bits are then stripped prior to the word
being sent out of the parallel port.
TABLE 2. Word Boundary Data Bits
LVCMOS Data I/O
The LVCMOS input buffers have a nominal threshold value
equal to ½ of VDDP. The input buffers are only operational
when the device is operating as a serializer. When the
device is operating as a deserializer the inputs are gated
off to conserve power.
The LVCMOS 3-STATE output buffers are rated for a
source/sink current of 2 mAs at 1.8V. The outputs are
active when the DIRI signal is asserted LOW. When the
DIRI signal is asserted HIGH the bi-directional LVCMOS
I/Os will be in a HIGH-Z state. Under purely capacitive load
conditions the output will swing between GND and VDDP.
The LVCMOS I/O buffers incorporate bushold functionality
to allow for pins to maintain state when they are not driven.
The bushold circuitry only consumes power during signal
transitions.
FIGURE 6. LVCMOS I/O
Differential I/O Circuitry
The differential I/O circuitry is a low power variant of LVDS.
The differential outputs operate in the same fashion as
LVDS by sourcing and sinking a balanced current through
the output pair. Like LVDS an input source termination
resistor is required to develop a voltage at the differential
input pair. The FIN24A device incorporates an internal ter-
mination resistor on the CKSI receiver and a gated internal
termination resistor on the DS input receiver. The gated ter-
mination resistor insures proper termination regardless of
direction of data flow.
During power-down mode the differential inputs will be dis-
abled and powered down and the differential outputs will be
placed in a HIGH-Z state.
FIGURE 7. Bi-directional Differential I/O Circuitry
24-Bit Data Words
24-Bit Data Word with Word Boundary
HexBinaryHex
Binary
3FFFFFh
0011 1111 1111 1111 1111 1111b
1FFFFFFh
01 1111 1111 1111 1111 1111 1111b
155555h
0101 0101 0101 0101 01010 0101b
1155555h
01 0101 0101 0101 0101 0101 0101b
xxxxxxh
0xxx xxxx xxxx xxxx xxxx xxxxb
1xxxxxxh
01 0xxx xxxx xxxx xxxx xxxx xxxxb


Codice articolo simile - FIN24AMLX

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
FIN24AC FAIRCHILD-FIN24AC Datasheet
708Kb / 21P
   USerDesTM 22-Bit Bi-Directional Serializer/Deserializer
FIN24AC FAIRCHILD-FIN24AC Datasheet
389Kb / 25P
   22-Bit Bi-Directional Serializer/Deserializer
FIN24ACGFX FAIRCHILD-FIN24ACGFX Datasheet
708Kb / 21P
   USerDesTM 22-Bit Bi-Directional Serializer/Deserializer
FIN24ACGFX FAIRCHILD-FIN24ACGFX Datasheet
389Kb / 25P
   22-Bit Bi-Directional Serializer/Deserializer
FIN24ACMLX FAIRCHILD-FIN24ACMLX Datasheet
708Kb / 21P
   USerDesTM 22-Bit Bi-Directional Serializer/Deserializer
More results

Descrizione simile - FIN24AMLX

Produttore elettroniciIl numero della parteScheda tecnicaSpiegazioni elettronici
logo
Fairchild Semiconductor
FIN12AC FAIRCHILD-FIN12AC Datasheet
1Mb / 21P
   Low Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges (Preliminary)
FIN12AC FAIRCHILD-FIN12AC_08 Datasheet
642Kb / 21P
   Low-Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges
FIN12AC FAIRCHILD-FIN12AC_06 Datasheet
514Kb / 24P
   uSerDes Low-Voltage 12-Bit Bi-Directional Serializer/Deserializer with Multiple Frequency Ranges
FIN212AC FAIRCHILD-FIN212AC_08 Datasheet
762Kb / 23P
   12-Bit Serializer Deserializer with Multiple Frequency Ranges
FIN212AC FAIRCHILD-FIN212AC Datasheet
514Kb / 22P
   12-Bit Serializer Deserializer with Multiple Frequency Ranges
FIN24C FAIRCHILD-FIN24C Datasheet
758Kb / 22P
   uSerDes Low Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN24C FAIRCHILD-FIN24C_06 Datasheet
449Kb / 25P
   uSerDes?줝ow-Voltage 24-Bit Bi-Directional Serializer/Deserializer
FIN24AC FAIRCHILD-FIN24AC_07 Datasheet
389Kb / 25P
   22-Bit Bi-Directional Serializer/Deserializer
FIN224AC FAIRCHILD-FIN224AC_08 Datasheet
1Mb / 19P
   22-Bit Bi-Directional Serializer/Deserializer
FIN224AC FAIRCHILD-FIN224AC_11 Datasheet
1Mb / 19P
   22-Bit Bi-Directional Serializer/Deserializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Scheda tecnica Scarica

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETIT.COM
Lei ha avuto il aiuto da alldatasheet?  [ DONATE ] 

Di alldatasheet   |   Richest di pubblicita   |   contatti   |   Privacy Policy   |   scambio Link   |   Ricerca produttore
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com