CY7C1648KV18 datasheet(7/29 Pages) CYPRESS

Il numero della parte	CY7C1648KV18

Spiegazioni elettronici	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)

Download	29 Pages

Scroll/Zoom	100%

Produttore elettronici	CYPRESS [Cypress Semiconductor]

Homepage	http://www.cypress.com

Logo

7 / 29 page

Document Number: 001-44061 Rev. *L

Page 7 of 29

CY7C1648KV18

CY7C1650KV18

Programmable Impedance

Connect an external resistor, RQ, between the ZQ pin on the

SRAM and VSS to enable the SRAM to adjust its output driver

impedance. The value of RQ is 5 times the value of the intended

line impedance driven by the SRAM. The allowable range of RQ

to guarantee impedance matching with a tolerance of

±15 percent is between 175

 and 350 , with VDDQ =1.5 V.

The output impedance is adjusted every 1024 cycles upon power

up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR II+ to simplify data capture

on high speed systems. Two echo clocks are generated by the

DDR II+. CQ is referenced with respect to K and CQ is

referenced with respect to K. These are free-running clocks and

are synchronized to the input clock of the DDR II+. The timing for

the echo clocks is shown in the Switching Characteristics on

page 22.

Valid Data Indicator (QVLD)

QVLD is provided on the DDR II+ to simplify data capture on high

speed systems. The QVLD is generated by the DDR II+ device

along with data output. This signal is also edge aligned with the

echo clock and follows the timing of any data pin. This signal is

asserted half a cycle before valid data arrives.

PLL

These chips use a PLL that is designed to function between

120 MHz and the specified maximum clock frequency. During

power up, when the DOFF is tied high, the PLL is locked after

20

s of stable clock. The PLL can also be reset by slowing or

stopping the input clock K and K for a minimum of 30 ns.

However, it is not necessary to reset the PLL to lock to the

desired frequency. The PLL automatically locks 20

s after a

stable clock is presented. Disable the PLL by applying ground to

the DOFF pin. When the PLL is turned off, the device behaves

in DDR I mode (with one cycle latency and a longer access time).

Application Example

Figure 2 shows two DDR II+ used in an application.

Figure 2. Application Example (Width Expansion)

DQ[x:0]

ALD

R/W

BWS KK

ZQ

SRAM#1

CQ/CQ

DQ[x:0]

ALD

BWS KK

ZQ

SRAM#2

CQ/CQ

DQ[2x:0]

ADDRESS

BWS

CLKIN1/CLKIN1

CLKIN2/CLKIN2

SOURCE K

FPGA / ASIC

RQ

R/W

LD

R/W

Codice articolo simile - CY7C1648KV18

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Cypress Semiconductor	CY7C1648KV18-400BZXC	857Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
Cypress Semiconductor	CY7C1648KV18	857Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)

More results

Descrizione simile - CY7C1648KV18

Produttore elettronici	Il numero della parte	Scheda tecnica	Spiegazioni elettronici
Cypress Semiconductor	CY7C1648KV18	857Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C1668KV18	771Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1548KV18	844Kb / 29P	72-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C2670KV18	824Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
Renesas Technology Corp	R1QHA4436RBG	916Kb / 30P	144-Mbit DDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
Cypress Semiconductor	CY7C2644KV18	840Kb / 30P	144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
	CY7C1643KV18	861Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C2642KV18	885Kb / 30P	144-Mbit QDR짰 II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT
	CY7C1166KV18	874Kb / 29P	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1546KV18	959Kb / 31P	72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)

More results

CY7C1648KV18 Scheda tecnica(PDF) 7 Page - Cypress Semiconductor

CY7C1648KV18 Scheda tecnica(HTML) 7 Page - Cypress Semiconductor

Codice articolo simile - CY7C1648KV18

Descrizione simile - CY7C1648KV18

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Scheda tecnica Scarica

Link URL